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Abstract-Recently, Cognitive Packet Networks (CPN) i s  pro- 
posed as an alternative to the IP bdsed network architectures 
and shows similarity with the discrete active networks. In 
CPN, there is no routing table. instead reinforcement learning 
(Random Neural Networks) is used to route packets;. CPN routes 
packets hased on QoS, using measurements that are constantly 
collected hy packets and deposited in mailhones at routers. 
The applicability of the CPN concept has been demonstrated 
through several software implementations. However, higher data 
traffic and increasing packet processing demands require the 
implementation of this new network architecture in hardware. 
In this paper, we present a netnork processor architecture which 
supports this learning based protocol. 
I. INTKOUUCTION 
There i n  a strong demand for novel rnulinp architectures 
that can provide more cfficient and robust service to the 
Internet constituents. Thcre are already proposed alternative 
packet-switchcd network niodcls that would eliminate somc 
of the problems of 1P bascd networks. Somc of tlicin have 
the potential to fundamentally change the structurc of thc 
core Internet. making it more scalable for future generations. 
Active nerworks, which offer users the capability of adding 
executable code to their packets, received much attention. 
There are two approaches to active networks: Integrated and 
discrete. In the integrated approach (used by Active Network 
Transport System (ANTS) [ 2 ] ) ,  every packet is a program 
lragment that may include emhedded data. In the discrete 
approach. users first send their packets with code in order 
to program the routers. then. send data packets through such 
programmed network. In each router the appropriate program 
is on the packet contents. Recently proposed Cognitive Packet 
Network (CPN)[5], 141. 161 shows similarity with the discretc 
active networks. CPN attempts to solve somc of the problems 
associated with the legacy IP networks, such as QoS, the 
never-ending expansion of routing tables and their related 
maintenance issues. The primary motivation for this study is 
the design of a learning based router architecture. We will 
show that this novel architecture shows very good performance 
metrics compared to the commercially available NPUs. 
11. COGNITIVE PACKET NETWORK 
The CPN is a store and forward architecture that achieves 
intelligent QoS based routing by employing "smart or cogni- 
tive" packets. The CPN uses three different types or packets: 
smart packets. payload packets, and acknowledgement packets. 
The payload packets carry payload (the user's data) and are 
source routed by applying routine information gcncrated from 
thc experiences of the smart packcts. Smart packers arc sent 
out continuously to search for routes to a destination. Before 
a particular flow of payload packets can he transmitted, the 
route information for the QoS class must he available at the 
source. It' i t  is unavailable, the source node will create and 
dispatch smart packets to determine routes to the selected 
destination for the required QoS class. As the smart packets 
propagate through the network, they collect measurement 
data with regard to link quality. Acknowledgement packets 
carry hack this measurement data, depositing it at the CPN 
routers as they trmel the reverse route of the smart packets. 
The original source node uses the data to establish a route 
for the payload packets. The CPN router acts as a buffer 
for packets, as a storage area for mailhoxcs (MBs) where 
acknowlcdgemcnt packets deposit tncasurenieiit data. and as 
a processor for packets. It receives packets via a finite set 
of ports and stores them in an input buffer, where sorting 
based upon QoS requirements may occur. It forwards packets 
to other nodes via output buffers. and runs the algorithm 
used to make routing decisions concerning smart packets. 
Contrary to a conventional IP router. a CPN router doss not 
maintain a routing table. The routing decisions in a CPN 
router rely upon a learning algorithm[ I]. Previous attempts 
to incorporate learning algorithms and adaptation into packet 
networks have been insufficiently researched due to the lack 
of practical mechanisms. CPN routers execute a reinforcement 
learning algorithm in ordcr to select the output link for smart 
packcts. Payload and acknowledgement packets are sourcc 
routed with their routes stored within the packets themselves. 
The reinforcement learning algorithm that smart packets rely 
on is based on a QoS "Goal". The temi "Goal" is used to 
indicate that there is no QoS guarantee rather there is a best 
effort attempt to satisfy the QoS objective. The smm packets 
act as network explorers. They travel through the network, 
finding routes and collecting data. The measurements and the 
path uaveled by the packet are stored in its Cognitive Map 
(CM). When the smart packet arrives at its destination router, 
the router generates a corresponding acknowledgement packet. 
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Fig. I. CPN network processoi achitccfuie 
The acknowledgement packet inherits the smart packet's 
source as its destination. In addition. the smart packet's CM 
is inverted and stored as the acknowledgement's Chl. As the 
acknowledgement travels through the network. routers will 
rcference its CM to find out where to scnd it next. Thus; 
the acknowlcdgement packet is sourcc routed, following thc 
inverse route of thc smart packet that initiated it. Before thc 
routers forward the acknowledgement to its next hop, they 
will read the relevant measurement data from its CM. In the 
reinforcement learning algorithm, the observed outcome of a 
decision is used to "reward" or "punish the routing algorithm 
with respect to that decision. The "Goal" is the metric that 
characterizes the success of the outcome, such as packet travel 
time or transit delay. As an example, the QoS goal (C) that 
smart packets pursue may he formulated by as minimizing 
transit dela? (W). 10.s.s pmhohilif): (L), jitrer, or soiiie weighted 
combination, for instance: 
G = a *W + b *  L 
where a and b are constants selected by the application layer 
which signiiy the relativa importance of the delay and loss for 
this particular application's QoS. 
(1) 
111. CPN NETWORK PROCESSOR DESIGN 
The architecture of the CPN network processor is shown in 
Fig. 1. This is an application-specific, hard-wired architecture 
which supports the learning protocol discussed in Section I .  
We did not prefer to use FPGAs in our work to exploit the 
high pcrformancc and spccd of a full custom ASIC dcsign. 
In the following sub-sections, we dcscribc each major modulc 
individually. 
A. l/O ports 
In the current implementation, each CPN NPU has four 
VO ports. Both input and output queues can store up to 
30 memory addresses in their registers. Each register in the 
queue is 12 bits long and the first two bits indicate the 
type of the packet stored in that address. Remaining 1 0  hits 
represent the memory address which the packet is stored. 1/0 
controller manages the communication between the Dual Port 
Ram (DPR). inpttUoutput qucucs and the system controller. 
VO controllcr handles the following tasks: - Calculating the address to be written in input and output 
queues. This is accomplished by parring the packet 
header and calculating the packet length. The address 
written to the queues is updated according tu this value. 
Acting as a buffer for incoming and outgoing packets. . Controlling the READ and WRITE operations for queues 
and the DPR. It sets the rcadlwritc signals for these 
mod u 1 c s. . Functioning as an arbiter for writc operation to the DPR. 
The management of the input and output queues is slightly 
different. Memory addresses stored in the output queue are 
fetched in a FIFO approach whereas addresses in input queue 
are fetched based on the type of the request. For example, 
if the request is sent from the payload packet switch. 1/0 
controller searches the first payload packet address i n  the 
queue. VO port can rcceive/scnd packets fromlto the other 
nodes and rcceivclsend packets from /to the modules within 
the router simultaneously since DPR is deployed. Dual Port 
RAM (DPR) is 32xIK in size and has two separate ports (A 
and B). Incoming packets from other nodes are written to the 
DPR through port A. Outgoing packets to other nodes are read 
from port B. The processed packets from modules (SPP. ack 
mailbox. packet generator, payload packet switch) are written 
to the DPR through port B. Outgoing packets to the other 
modules within the router are read from port A. Thus, the 
input queue communicates with the DPR through port A. and 
the output queue communicates with the DPR through port 
B. Read and Write operations can be done simultaneously 
through both pons. VO controllcr can manage siinultaneous 
writc operations. 
B. Siirarr Packet Processor 
In our previous work, we have implemented the Sman 
Packet Processor and showed the functionality of the 
design[7]. The function of the Smart Packet Processor (SPP) is 
to determine the outgoing port ior amving smart packets based 
upon its QoS, source and destination parameters (QSD). The 
SPP employs the RNN model with the reinforcement learning 
algorithm to make its decisions. The reinforcement leaming 
algorithm requires the reward value calculated with the data 
from the acknowledgment packets. Therefore, the SPP is a 
convergcnce point for thc flow of both smart and acknowl- 
edgment packets. To mect its requirements, the SPP necds to 
interface with tu'o external structures: The acknowledgment 
mailbox and the system controller. The ideal design allows 
simultaneous transactions between these components. The 
system controller waits for the SPP output to forward smart 
packets. On the other hand, the acknowledgment mailbox is 
merely a receptacle for the data measurements within the 
acknowledgment packets. Therefore, the priority of the SPP 
design must be the servicing of the smart packets. The smart 
packet processor consists of four different components: The 
smart packet interface, the reinforcement learning algorithm, 
262 
Regular Session F : Parallel Systems, NoC & SoC 
Fiz. 2. Composition or the smvn packcl processor 
the neuron array, and the weight storage table. The SP interi'ace 
is externally connected to the system controller while the RL 
algorithm receives control from the acknowledgment mailbox. 
As seen i n  the figure. both components have data and control 
paths to the wcipht storage table. The table is a complex dual 
port memory structure that stores thc R" wcights. thresholds. 
outputs and QSD indexcs. Lastly, the neurons are controlled 
by the RL algorithm and are used to calculate the steady state 
output of the R". 
C. Payload Packet Switch 
Payload packet switch (PPS) forwards the payload packets 
(n the next hop in the network. Each node in the network 
has one PPS module. PPS communicates with the system 
controller through a i2-bit hus. Each payload packet carry 
the routing information and the position of the next hop in the 
cognitivc map within its headcr. Once the next hop is detected 
through a simple algorithm. relevant information is sent to the 
system controller and the packet is storcd in the output queue 
of the U 0  port that is connected to the next hop. 
D. Packer Generaror 
Packet generator module is triggered by the system con- 
troller in two situations: 1) When the node acts as a source 
node and originates a smart packet, or 2 j  When either a 
smart packet or an acknowledgment packet is received and its 
destined to the current node. In the latter. if the received packet 
is a smar! packet the packet generator use the information in 
the CM and generate an acknowledgment packet. Node IDS 
and reward values for the links hetween the nodes are inverscd 
and the generated packet is destined to the source nodc of the 
smart packet. In a similar manner, if the received packet is 
an acknowledgment packet, the system controller triggers the 
packet generator and a payload packet is generated using the 
information in the CM of the acknowledgment packet. Payload 
data hesides the CM is also appended to the payload packet. 
E. Syteni Cimtruller 
System controller handles all the communications between 
the packet processing units and the U 0  ports. This multitasking 
unit is interfaced u,ith other modulcs with separate 92-bit 
husses to avoid bottlenecks associated with a comnion hus. 
When onc of the modules in  the router is idle, the system 
controller fetches a packet corresponding to that modulc from 
one of the U 0  ports in  a round robin fashion. For example. if 
the idle module which requests data is payload packet switch. 
then the system controller infon-ins the I10 controller for a 
payload packet search in the RAM. In the case where one of 
the 110 ports is congested. priority of service will he =' w e n  to 
that port. The second major function of the system controller 
is to determine what kind of  routing strategy to be employed. 
Based on the packet's destination, there can he three different 
cases. First, if the current node is an an intermediate node 
in the packet's path then the system controller will trigger the 
corresponding module (e.g., smart packet - SPPj. In the second 
case, if the packet has arrived at a router connected to thc 
destination router. thcn the system controller will immediately 
attempt to forward the packet to its destination. In the final 
case, if the packet has arrived at its destination router. then it 
has successfully completed its journey. 
E: Ackuowledgmmf Mai1bo.r 
The final component of the CPN router is the acknowledp 
metit mailbox. The mailbox is where acknowledgment packcts 
deposit the relevant data measurements they are carrying. 
In our hardware design. the mailbox is also responsible for 
calculating a re\*.ard value from the measurement parameters. 
This reward value is used to "reward" or "punish the routing 
algorithm with respect to the decision made at the current 
node when routing the smart packet corresponding tn this 
acknowledgment packet. Next, it must forward the reward 
value to a component that incorporates the RNN with re- 
inforcement learning. In the meantime. the acknowledgment 
packet needs to be transmitted to its next hop in its path. 
Since the packet is source routed. the mailbox features a design 
similar to thc payload packei switch exclusively for use by the 
acknowledgment Dackets. 
IV. NETWORK PERFORMANCE ANALYSIS 
Simulations arc run to measure the performance achieved by 
the design. We use standard network perfomiance metrics such 
as latency and throughput for evaluation. As in the software 
implementation of the CPN testbed [3]. [4], it is modeled such 
that Each port of a CPN node uses a 10 Mhps Ethernet link 
connected with another CPN node. 
Cognitive packets or smart packets are of variable sire and 
consist basically of three areas: a header, a cognitive map 
and data portion (payload). In general. smart packets do not 
carry payload. However. the payload packet generation and 
processing modules are not currently availahle. Hence. for this 
work: we have used smart packets with payload to measure 
the performance parameters. Fig. 3 shows the average delay 
of smart and acknowledgement packets for various payload 
sires. 
The average delay represents the average latency that a 
packet experiences from entry to exit. The latency for the 
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Fig. 4. Throughput of sinw packets 
smart packets increases with the packet size as expected. 
Since acknowledgement packets consist only a header and 
a CM. their latencies are not aflected by the payload size 
change. Fig. 4 shows the throughput or smart packets for 
various payload sizes. Throughput is determined as the amount 
of user data tranfened hy the CPN network. In theory, as 
packet size increases packet throughput should also increase. 
In our simulations, wc noticc that packet throughput iticrcases 
nonlinearly as thc payload sizc incrcases except a small drop 
for the packet size=2048 bytcs. This small drop is within the 
simulation tolerance limits. and as can he seen from the figure, 
the throughput is asymptotically converging to between 2.5 
and 3 Mhps. We have also looked at the packet loss probability 
within the CPN network and the results are illustrated in figure 
5. The z-axis represents the inter-packet time for the main flow 
of packets. The experiment is conducted with a fixed input 
rate for a payload size of 250 bytes. We observe a significant 
improvement in  the packet loss probability as the transmission 
time increases. This is due to the fact that there is no buffer in 
the nodes. thus some packets are being dropped if they cannot 
he forwarded to the next node. 
V. CONCLUSIONS 
A design for a novel network processor, based upon the 
Cognitive Packet Network model, is presented. Implemen- 
tation of the most of the blocks in the CPN network pro- 
cessor is completed in VHDL. Pre-synthesis simulations are 
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Fig. 5. Packet loss probability for smart packets 
run to confirm thc proper functionality of the design. Post- 
synthesis simulations for the smart packet processor shows a 
SO Fhps wire-speed processing performance. The next step in 
the development of the CPN router after completing all the 
modules is to test the device at the system level hy forming 
a network of CPN routers. Future directions for this work 
can be investigating whether the design can be  converted into 
an instruction set based one and he made compatible with 
IP networks. Also, it would he interesting to look into the 
realizations of the CPN model on different network processor 
platforms (c.g.. lntcl K P  serics). 
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